Re: 3com 3c905c-txm

From: Philip Blundell (Philip.Blundell@pobox.com)
Date: Sun May 14 2000 - 15:31:54 EST


>I never got a satisfactory answer about whether you need a h/w lock, or
>whether the low-level bus serializes transactions correctly on SMP...

What sort of serialising are you thinking of? Single bus operations are
atomic, so you don't need a lock purely because (say) both CPUs might want to
write the same register at the same moment. But there are few guarantees
beyond that; if you are doing read-modify-write, or more complex transactions,
you probably do need your own locks.

p.

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/



This archive was generated by hypermail 2b29 : Mon May 15 2000 - 21:00:24 EST