> If a hardware device asserts its interrupt line long enough for the
> interrupt controller to see it, it is latched. That is how the interrupt
> controller 'remembers' that an interrupt occurred. It doesn't care
> if the interrupt line is deasserted before the CPU is notified. In fact,
> because of the priority of higher-priority pending interrupts the
> CPU probably won't know about it right away. That's why any pending
> hardware interrupts are latched.
>
> I do know about this chipset.
Well the man at Intel who documented it, the guys at IBM who designed the PC
and the folks at Novell whose drivers include hooks for it, and a friend who
designs boards all disagree with you.
Somehow I trust them. Especially as I've seen it happening.
Alan
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Tue Feb 15 2000 - 21:00:28 EST