The Preventium III has cache bypass and burst stuff in the KNI instructions
so once Doug's stuff is in it doesn't hold there either.
> Most L1 data caches are not write-allocate anyways.
Enough are it is a relevant consideration
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/