Not easily
> * Is there any way to enable cache attribute on PCI memory space ?
Sort of related.
The 2.1.x kernel trees have MTRR support, in 2.0.x you will have to do it
directly. Basically on a P6 you can tell the CPU this memory area has
these parameters - that includes "write gathering" - ie burst write.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/