Good or bad? [was Re: Locking L1 cache lines in Cyrix 6x86MX CPUs]

Pavel Machek (pavel@atrey.karlin.mff.cuni.cz)
Tue, 19 May 1998 16:21:44 +0200


Hi!

> Hmmm. _Very_ interesting. I was thinking that perhaps the timer
> interrupt code could be kept in such a locked cache line, because on a
> busy machine it probably gets overwritten between the 10 ms periodic
> interrupts. But that's a hypothesis. Nobody seems to have quantitative
> data on this precise subject.

I think that this is *bad* idea: 10ms is not really often. And as
kernel usually eats <<1% of CPU time or less, stealing L1 cache lines
from userspace is probably going to be contraproductive.

Pavel

-- 
The best software in life is free (not shareware)!		Pavel
GCM d? s-: !g p?:+ au- a--@ w+ v- C++@ UL+++ L++ N++ E++ W--- M- Y- R+

- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.rutgers.edu