[PATCH 3/3] ARM: dts: Modify I2C bus configuration

From: Renze Nicolai
Date: Fri Mar 29 2024 - 11:01:03 EST


This commit enables I2C bus 8 which is exposed on the IPMB_1 connector on the X570D4U mainboard.
Additionally it adds a descriptive comment to I2C busses 1 and 5.

Signed-off-by: Renze Nicolai <renze@xxxxxxxxx>
---
arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-x570d4u.dts | 7 +++++++
1 file changed, 7 insertions(+)

diff --git a/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-x570d4u.dts b/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-x570d4u.dts
index e93c2f0b8414..3b1c77a12605 100644
--- a/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-x570d4u.dts
+++ b/arch/arm/boot/dts/aspeed/aspeed-bmc-asrock-x570d4u.dts
@@ -183,6 +183,7 @@ &i2c0 {
};

&i2c1 {
+ /* Hardware monitoring SMBus */
status = "okay";

w83773g@4c {
@@ -240,6 +241,7 @@ i2c4mux0ch3: i2c@3 {
};

&i2c5 {
+ /* SMBus on BMC connector (BMC_SMB_1) */
status = "okay";
};

@@ -264,6 +266,11 @@ eth1_macaddress: macaddress@3f88 {
};
};

+&i2c8 {
+ /* SMBus on intelligent platform management bus header (IPMB_1) */
+ status = "okay";
+};
+
&gfx {
status = "okay";
};
--
2.44.0