Re: [PATCH v2 6/9] arm64: dts: ti: k3-j721e-main: Add CSI2RX capture nodes

From: Jai Luthra
Date: Thu Feb 08 2024 - 05:24:23 EST


Hi Vaishnav,

Thanks for the patch.

On Feb 08, 2024 at 14:12:51 +0530, Vaishnav Achath wrote:
> J721E has two CSI2RX capture subsystem featuring Cadence CSI2RX,
> DPHY and TI's pixel grabbing wrapper. Add nodes for the same and
> keep them disabled by default.
>
> J721E TRM (Section 12.7 Camera Subsystem):
> https://www.ti.com/lit/zip/spruil1
>
> Signed-off-by: Vaishnav Achath <vaishnav.a@xxxxxx>
> ---
>
> V1->V2: Update commit message with TRM.
>
> arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 122 ++++++++++++++++++++++
> 1 file changed, 122 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi
> index 062a6fca5a31..8df1eed80996 100644
> --- a/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi
> +++ b/arch/arm64/boot/dts/ti/k3-j721e-main.dtsi
> @@ -572,6 +572,128 @@ main_timerio_output: pinctrl@104280 {
> pinctrl-single,function-mask = <0x0000001f>;
> };
>
> + ti_csi2rx0: ticsi2rx@4500000 {
> + compatible = "ti,j721e-csi2rx-shim";
> + dmas = <&main_udmap 0x4940>;
> + dma-names = "rx0";
> + reg = <0x0 0x4500000 0x0 0x1000>;
> + power-domains = <&k3_pds 26 TI_SCI_PD_EXCLUSIVE>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> + status = "disabled";
> +
> + cdns_csi2rx0: csi-bridge@4504000 {
> + compatible = "ti,j721e-csi2rx", "cdns,csi2rx";
> + reg = <0x0 0x4504000 0x0 0x1000>;
> + clocks = <&k3_clks 26 2>, <&k3_clks 26 0>, <&k3_clks 26 2>,
> + <&k3_clks 26 2>, <&k3_clks 26 3>, <&k3_clks 26 3>;
> + clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
> + "pixel_if1_clk", "pixel_if2_clk", "pixel_if3_clk";
> + phys = <&dphy0>;
> + phy-names = "dphy";

New nodes should follow the property order as described in the dts
coding style:
https://www.kernel.org/doc/html/latest/devicetree/bindings/dts-coding-style.html

For reference, I tried to do the same for my AM62P CSI series:
https://lore.kernel.org/all/20240201-am62p_csi-v1-3-c83bb9eaeb49@xxxxxx/

Same comment applies to PATCH 7 and 8 as well.

> +
> + ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + csi0_port0: port@0 {
> + reg = <0>;
> + status = "disabled";
> + };
> +
> + csi0_port1: port@1 {
> + reg = <1>;
> + status = "disabled";
> + };
> +
> + csi0_port2: port@2 {
> + reg = <2>;
> + status = "disabled";
> + };
> +
> + csi0_port3: port@3 {
> + reg = <3>;
> + status = "disabled";
> + };
> +
> + csi0_port4: port@4 {
> + reg = <4>;
> + status = "disabled";
> + };
> + };
> + };
> + };
> +
> + ti_csi2rx1: ticsi2rx@4510000 {
> + compatible = "ti,j721e-csi2rx-shim";
> + dmas = <&main_udmap 0x4960>;
> + dma-names = "rx0";
> + reg = <0x0 0x4510000 0x0 0x1000>;
> + power-domains = <&k3_pds 27 TI_SCI_PD_EXCLUSIVE>;
> + #address-cells = <2>;
> + #size-cells = <2>;
> + ranges;
> + status = "disabled";
> +
> + cdns_csi2rx1: csi-bridge@4514000 {
> + compatible = "ti,j721e-csi2rx", "cdns,csi2rx";
> + reg = <0x0 0x4514000 0x0 0x1000>;
> + clocks = <&k3_clks 27 2>, <&k3_clks 27 0>, <&k3_clks 27 2>,
> + <&k3_clks 27 2>, <&k3_clks 27 3>, <&k3_clks 27 3>;
> + clock-names = "sys_clk", "p_clk", "pixel_if0_clk",
> + "pixel_if1_clk", "pixel_if2_clk", "pixel_if3_clk";
> + phys = <&dphy1>;
> + phy-names = "dphy";
> +
> + ports {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + csi1_port0: port@0 {
> + reg = <0>;
> + status = "disabled";
> + };
> +
> + csi1_port1: port@1 {
> + reg = <1>;
> + status = "disabled";
> + };
> +
> + csi1_port2: port@2 {
> + reg = <2>;
> + status = "disabled";
> + };
> +
> + csi1_port3: port@3 {
> + reg = <3>;
> + status = "disabled";
> + };
> +
> + csi1_port4: port@4 {
> + reg = <4>;
> + status = "disabled";
> + };
> + };
> + };
> + };
> +
> + dphy0: phy@4580000 {
> + compatible = "cdns,dphy-rx";
> + reg = <0x0 0x4580000 0x0 0x1100>;
> + #phy-cells = <0>;
> + power-domains = <&k3_pds 147 TI_SCI_PD_EXCLUSIVE>;
> + status = "disabled";
> + };
> +
> + dphy1: phy@4590000 {
> + compatible = "cdns,dphy-rx";
> + reg = <0x0 0x4590000 0x0 0x1100>;
> + #phy-cells = <0>;
> + power-domains = <&k3_pds 148 TI_SCI_PD_EXCLUSIVE>;
> + status = "disabled";
> + };
> +
> serdes_wiz0: wiz@5000000 {
> compatible = "ti,j721e-wiz-16g";
> #address-cells = <1>;
> --
> 2.34.1
>

--
Thanks,
Jai

GPG Fingerprint: 4DE0 D818 E5D5 75E8 D45A AFC5 43DE 91F9 249A 7145

Attachment: signature.asc
Description: PGP signature