Re: [PATCH v1] clk: starfive: jh7110-sys: Set PLL0 rate to 1.5GHz

[Conor Dooley]

On Fri, Aug 11, 2023 at 11:36:31AM +0800, Xingyu Wu wrote:
> Set PLL0 rate to 1.5GHz.

Why are you doing that though?


> Change the parent of cpu_root clock
> and the divider of cpu_core before setting.
> 
> Signed-off-by: Xingyu Wu <xingyu.wu@xxxxxxxxxxxxxxxx>
> ---
> 
> Hi Stephen and Emil,
> 
> This patch sets PLL0 rate to 1.5GHz. In order not to affect the cpu 
> operation, the cpu_root's parent clock should be changed first.
> And the divider of the cpu_core clock should be set to 2 so they
> won't crash when setting 1.5GHz without voltage regulation.
> 
> This patch is based on linux-next which has merge PLL driver on
> StarFive JH7110 SoC.
> 
> Thanks,
> Xingyu Wu

Attachment: signature.asc
Description: PGP signature