Re: [PATCH v2 2/2] ARM: dts: aspeed: Setup watchdog pre-timeout interrupt

From: Guenter Roeck
Date: Wed Nov 02 2022 - 17:00:43 EST


On Tue, Nov 01, 2022 at 03:53:38PM -0500, Eddie James wrote:
> Specify the interrupt lines for the base SOCs that support it.
>
> Signed-off-by: Eddie James <eajames@xxxxxxxxxxxxx>

Acked-by: Guenter Roeck <linux@xxxxxxxxxxxx>

> ---
> arch/arm/boot/dts/aspeed-g5.dtsi | 3 +++
> arch/arm/boot/dts/aspeed-g6.dtsi | 4 ++++
> 2 files changed, 7 insertions(+)
>
> diff --git a/arch/arm/boot/dts/aspeed-g5.dtsi b/arch/arm/boot/dts/aspeed-g5.dtsi
> index 04f98d1dbb97..b4b98bf38e48 100644
> --- a/arch/arm/boot/dts/aspeed-g5.dtsi
> +++ b/arch/arm/boot/dts/aspeed-g5.dtsi
> @@ -410,18 +410,21 @@ wdt1: watchdog@1e785000 {
> compatible = "aspeed,ast2500-wdt";
> reg = <0x1e785000 0x20>;
> clocks = <&syscon ASPEED_CLK_APB>;
> + interrupts = <27>;
> };
>
> wdt2: watchdog@1e785020 {
> compatible = "aspeed,ast2500-wdt";
> reg = <0x1e785020 0x20>;
> clocks = <&syscon ASPEED_CLK_APB>;
> + interrupts = <27>;
> };
>
> wdt3: watchdog@1e785040 {
> compatible = "aspeed,ast2500-wdt";
> reg = <0x1e785040 0x20>;
> clocks = <&syscon ASPEED_CLK_APB>;
> + interrupts = <27>;
> status = "disabled";
> };
>
> diff --git a/arch/arm/boot/dts/aspeed-g6.dtsi b/arch/arm/boot/dts/aspeed-g6.dtsi
> index ebbcfe445d9c..d9379fd7b1c2 100644
> --- a/arch/arm/boot/dts/aspeed-g6.dtsi
> +++ b/arch/arm/boot/dts/aspeed-g6.dtsi
> @@ -539,23 +539,27 @@ uart5: serial@1e784000 {
>
> wdt1: watchdog@1e785000 {
> compatible = "aspeed,ast2600-wdt";
> + interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
> reg = <0x1e785000 0x40>;
> };
>
> wdt2: watchdog@1e785040 {
> compatible = "aspeed,ast2600-wdt";
> + interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
> reg = <0x1e785040 0x40>;
> status = "disabled";
> };
>
> wdt3: watchdog@1e785080 {
> compatible = "aspeed,ast2600-wdt";
> + interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
> reg = <0x1e785080 0x40>;
> status = "disabled";
> };
>
> wdt4: watchdog@1e7850c0 {
> compatible = "aspeed,ast2600-wdt";
> + interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
> reg = <0x1e7850C0 0x40>;
> status = "disabled";
> };