Re: [PATCH v3 3/4] RISC-V: Remove redundant trampoline page table

From: Christoph Hellwig
Date: Mon Mar 25 2019 - 07:38:59 EST

Next message: Christoph Hellwig: "Re: [PATCH v3 4/4] RISC-V: Allow booting kernel from any 4KB aligned address"
Previous message: Thomas Gleixner: "Re: [RESEND PATCH v6 04/12] x86/fsgsbase/64: Enable FSGSBASE instructions in the helper functions"
In reply to: Anup Patel: "[PATCH v3 3/4] RISC-V: Remove redundant trampoline page table"
Next in thread: Anup Patel: "[PATCH v3 4/4] RISC-V: Allow booting kernel from any 4KB aligned address"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Looks good,

Reviewed-by: Christoph Hellwig <hch@xxxxxx>

Next message: Christoph Hellwig: "Re: [PATCH v3 4/4] RISC-V: Allow booting kernel from any 4KB aligned address"
Previous message: Thomas Gleixner: "Re: [RESEND PATCH v6 04/12] x86/fsgsbase/64: Enable FSGSBASE instructions in the helper functions"
In reply to: Anup Patel: "[PATCH v3 3/4] RISC-V: Remove redundant trampoline page table"
Next in thread: Anup Patel: "[PATCH v3 4/4] RISC-V: Allow booting kernel from any 4KB aligned address"
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]