Re: [PATCH] Fix an error that can cause fsl espi task blocked for more than 120 seconds

[Mark Brown]

On Fri, May 01, 2015 at 04:37:42PM -0700, Jane Wan wrote:

> Incorrect condition is used in spin_event_timeout().  When the TX is
> done, the SPIE_NF bit in ESPI_SPIE register is set to 1 to indicate
> the Tx FIFO is not full.  If the bit is 0, it indicates the Tx FIFO is
> full.

Applied, thanks.  Please submit patches in the format covered in
SubmittingPatches - use subject lines matching the style for the
subsysetem and keep commit message lines below 80 columns.

Attachment: signature.asc
Description: Digital signature