USING S3C2412 NAND controler NFECCERR0 ECC0/1 status Register

[Jerry Kuo]

Does anyone have experience using S3C2412 existing ECC detecting register
successfully?(NFECCERR0/1).
According to the S3C2412X Manual, NFECCERR0 can indicate whether main data
area bit fail eror occured.



Thanks
Jerry Kuo
-- 
View this message in context: http://www.nabble.com/USING-S3C2412-NAND-controler-NFECCERR0-ECC0-1-status-Register-tp25264284p25264284.html
Sent from the linux-kernel mailing list archive at Nabble.com.

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/