Re: Dual core Athlons and unsynced TSCs

From: David Lang
Date: Fri Jan 13 2006 - 17:07:56 EST


On Fri, 13 Jan 2006 thockin@xxxxxxxxxx wrote:

On Fri, Jan 13, 2006 at 01:18:35PM -0800, David Lang wrote:
Lee, the last time I saw this discussion I thought it was identified that
the multiple cores (or IIRC the multiple chips in a SMP motherboard) would
only get out of sync when power management calls were made (hlt or
switching the c-state). IIRC the workaround that was posted then was to
just disable these in the kernel build.

not using 'hlt' when idling means that you spend 10s of Watts more power
on mostly idle systems.

true, but for people who need better time accruacy then the other workaround this may be very acceptable.

David Lang

--
There are two ways of constructing a software design. One way is to make it so simple that there are obviously no deficiencies. And the other way is to make it so complicated that there are no obvious deficiencies.
-- C.A.R. Hoare

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/