Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this
From: Pavel Machek
Date: Sun Sep 07 2003 - 08:41:04 EST
- Next message: Jan-Benedict Glaw: "Re: RFC: [2.6 patch] better i386 CPU selection"
- Previous message: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- In reply to: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Next in thread: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Hi!
Perhaps weak ordering matters when you are writting to the MMIO, too?
> > Wow, seems interesting, how much performance does it buy? [Maybe AMD
> > and Intel just threw a lot of silicon at the problem and it went
> > away. Centaur solution might be nicer, through -- spin_unlock is so
> > uncommon that this seems like nice optimalization.]
>
> I didn't realise Centaur SMP systems existed, but I guess they must do
> for weak memory writes to mean anything.
>
> -- Jamie
--
Horseback riding is like software...
...vgf orggre jura vgf serr.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@xxxxxxxxxxxxxxx
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
- Next message: Jan-Benedict Glaw: "Re: RFC: [2.6 patch] better i386 CPU selection"
- Previous message: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- In reply to: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Next in thread: Jamie Lokier: "Re: x86, ARM, PARISC, PPC, MIPS and Sparc folks please run this"
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]