Why doesn't the timer IRQ have a higher priority on x86 IOAPIC
machines? Mine has interrupt vector 0x31, which is priority 3.
Shouldn't it be more like 0xe or 0xf?
And why are the IRQ entry points (in 2.4.20) not 16-byte aligned?
Up until IRQ0x0b everything is OK because the actual stubs are only
7+1 bytes long, but after that the jmp instruction needs a 32-bit
offset and they are 10+2 bytes. This puts IRQ #15 and #19 four
bytes from the end of a 16-byte cache line, and their first
instructions are 5 bytes long.
-- Chuck - To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Wed Apr 23 2003 - 22:00:23 EST