Re: [PATCH] Pentium IV cacheline size.

From: Linus Torvalds (
Date: Sat Oct 13 2001 - 12:34:12 EST

On Sat, 13 Oct 2001, Dave Jones wrote:
> Currently, we're using a L1_CACHE_SHIFT value of 7
> for Pentium 4, which equates to 128 byte cache lines.

Well, the fact is, that from a SMP standpoint, the 128 bytes is the
correct one: the L2 is 128 bytes wide.


To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

This archive was generated by hypermail 2b29 : Mon Oct 15 2001 - 21:00:50 EST