Jonathan Lundell writes:
> As I recall, even a midline chipset such as the ServerWorks LE
> supports the use of two north bridges, which implies two PCI bus
> domains.
It hides this fact by making config space accesses respond in such a
way that it appears that it is all behind one PCI controller. The
BIOS even avoids allowing any of the MEM and I/O resources from
overlapping.
Later,
David S. Miller
davem@redhat.com
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
This archive was generated by hypermail 2b29 : Fri Jun 15 2001 - 21:00:23 EST